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Small size, low weight and rugged environmental specifications characterize 
embedded systems. PC/104 is an embedded system architecture that implements the 
compact version of the PC (IS A and PCI) buses. The PC/104 architecture uses 104 
pins for stacking different boards and eliminates the need for card edges and
backplanes. Standardizing hardware and software around PC architecture
substantially reduces the development cost, time and risks involved.
The purpose of this study is to develop an environmentally rugged and portable 
instrument based on the PC/104 architecture for measuring and recording voltage sags 
as per the International Electrotechnical Commission (IEC) standards 61000-4-30 and 
61000-2-8. Two different central processing units (CPU) for the instrument are 
evaluated in terms of hardware setup, cost and performance. The overall performance 
of the instrument using either CPU indicates that the instrument can be reliably used 
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Embedded systems applications in power engineering
Embedded systems are being extensively used in different fields of power
engineering. Digital relays use embedded systems for fault detection in power systems. A 
digital relay embedded system must be fast, intelligent, reliable and accurate to be used 
effectively. Unreliable operation may cause damage to equipment and personnel and false 
tripping. Embedded controllers are also used in speed control of motors, switch-mode 
power supplies and switching of capacitor banks. Any problem with the embedded 
system may cause mechanical and/or electrical problems in the system. 
Modern revenue meters use embedded processors and data acquisition systems for 
measuring complex, active and reactive powers, power factor and other parameters. Such 
a metering system must be accurate enough to measure correct values of the quantities. 
Any inaccuracies will result in either customers paying higher bills or utilities losing 
revenues. Embedded systems are also used in monitoring and recording voltages and 
currents over an extended period of time. Such applications are used in collecting data for 
statistical studies or resolving conflicts between a utility and a customer.
Embedded systems in power applications are subjected to a wide range of operating 
conditions. They may be used in a control room, in a generator-turbine unit, in a sub-
station or in a customer’s backyard. An application designer has to choose suitable 
hardware and software for the intended application. Although intended for different end 
uses, the typical embedded system configuration for power applications remains the 



























An embedded system can be used to monitor either single phase or three phase 
voltages using the setup shown in Figure 1.2. In particular, a monitor can be built to 
detect and record a temporary reduction in voltage(s) below a threshold at any point in an 
electrical system. This is discussed further in the next section.
Voltage sags – A power quality problem 
Power quality can be quantified by a set of characteristics of voltages and currents at 
a given point on an electrical system evaluated against a set of reference parameters [4]. 
A power supply system can only control the quality of voltage and has no control over 












the quality of the supply voltage (single phase or three phase) at a given point in the 
system. Voltage sags, swells, harmonics, flicker and voltage unbalance (in multiphase 
systems) are the major power quality problems associated with supply voltages. A
voltage sag (also referred to as a voltage dip) is defined as a temporary reduction of the 
voltage below a threshold at a point in the electrical system [4]. 
Voltage sags are the most common yet least avoidable power quality problem faced 
by utilities all over the world. In recent years, utilities have been faced with rising
numbers of complaints about voltage sags. This is due to the fact that more loads are 
sensitive to voltage sags today than they were just a few years ago. Many applications use 
sensitive electronic circuitry and microprocessors. Industries are relying more and more 
on automated equipment to increase productivity. A voltage sag may reset controllers and 
the controlled process may take significant time to re-start. In some processes like 
semiconductor device fabrication, processes may have to be restarted all over again and a 
lot of raw material may be wasted. Even one voltage sag can result in significant loss in 
terms of productivity, time and money. Utilities and customers spend a significant 
amount of money and engineering effort to minimize the number of sags within their 
power systems.
Sag monitoring equipment can be used to measure sags and their attributes over a 
period of time that may vary from a few days to many months. Monitoring can be done at 
all the locations in a system. The data from each location can be statistically analyzed to 




















substation. The instrument could be placed indoors in a controlled environment or
outdoors under harsh environmental conditions.
The development of this instrument is discussed in the rest of the document. Various 
technical terms associated with voltage sags, sag characteristics and sag-measuring 
methods are discussed in Chapter II. In particular, the International Electrotechnical
Commission (IEC) standards for measuring voltage sags are discussed in this chapter. 
The method suggested in these standards was implemented on the sag-measuring 
instrument. 
The instrument design from a hardware engineer’s point of view is presented in
Chapter III. PC/104, one of the most common embedded system bus architectures, 
different PC/104 based hardware components and their attributes are also discussed in 
Chapter III. Basic concepts used in data acquisition process and the data acquisition card 
that is used in the instrument are described in Chapter IV. Operating system, compiler 
and software design issues are discussed in Chapter V. The instrument design is
discussed from a software engineer’s point of view in this chapter. The instrument design 
from a power engineer’s perspective is presented in Chapter VI and the testing























Threshold voltage and retained voltage are expressed in terms of 












Measurement of a voltage sag
A voltage dip begins when the Urms(1/2) voltage falls below the dip start threshold and 
ends when the Urms(1/2) voltage is equal or above the dip end threshold. A pair of data, 
retained voltage and duration, characterizes a voltage dip. 
The smallest value of Urms(1/2) measured during the dip is called the “retained voltage” 
and is denoted by Uret. Uret  may be expressed either as the value to which the voltage is 
depressed or in terms of percentage the reference voltage.
The duration of a dip is the time difference between the beginning and the end of 
voltage sag. This can be expressed either in terms of the number of cycles for which a sag 
lasts or in milliseconds. Thus a 2-cycle 80% sag means that the sag duration was 2 cycles 
and Uret recorded was 80% of the reference voltage. Smaller Uret and longer sag duration 















Voltage interruptions can also be expressed in terms of the smallest magnitude and 
duration. For voltage interruptions, Uret magnitudes would be much smaller as compared 
to the sag magnitudes. For measuring voltage sags as well as interruptions, reference and 
threshold voltages must be set. This is considered in the next section.
Reference voltage
The reference voltage selected for sag measurements is conventionally based on the 
nominal or declared system voltage at the observation point. The reference voltage can be 
either fixed or sliding. In the case of a fixed reference, the voltage magnitude is generally 
the nominal or declared voltage. A fixed reference is especially useful when the matter of 
interest is the possible effect on utilization equipment. The voltage at the utilization 
equipment does not vary much from the nominal value under normal conditions.
Therefore, the reference voltage for measurements on low voltage networks is usually the 
normal or declared voltage at the observation point. 
In the case of medium and high voltage distribution networks, the nominal
voltage range varies depending on the operating conditions (for example transformer tap 
setting) of the network at that point of time. In such networks it is preferable to measure a 
voltage dip relative to the preceding voltage (before the dip) to find the voltage dip. This 
necessitates the use of a sliding reference. In the case of a sliding reference, the voltage 
magnitude is averaged over a specified interval, much longer than the duration of a 
voltage dip, and used to represent the voltage preceding a voltage dip. 
According to the IEC standard 61000-4-30, the rms value of the sliding reference 










This is especially relevant in the case of a fixed reference where the reference voltage 
does not change over the measurement period. In the case of a sliding reference, the 
reference voltage is available immediately before a dip and the threshold may be set to as 
high as 99% of the sliding reference voltage. 
In many sag measuring applications, two different thresholds for detecting the start 
and the end of a dip are specified. The dip start threshold is set between 85% and 95% of 
the reference voltage. The dip end threshold is set to 1% or 2% of the reference voltage 
above the start threshold. Only those events in which the voltage, having fallen below the 
start threshold, recovers at least to the end threshold are recognized as voltage sags. The 
1% or 2% extra voltage added to the end threshold makes sure that the sag event has 
indeed ended and the voltage has been restored within the permissible range. In some sag 
studies there is a particular voltage threshold which is the focus of attention, either 
because it is specified in the contract or because it is the value that is critical for the 
machine or the process involved. The start and end of the actual dip and its ultimate depth 
may all be irrelevant in such cases. In any case, an engineer must judiciously select start 
and end thresholds for a particular sag study.
The concepts of reference voltage and threshold voltages are valid in the case of 
multi-phase sag measurements also. For multi-phase measurements, a dip begins when 
the Urms(1/2) voltage on at least one channel falls below the dip threshold and ends when 
the voltages on all measured channels are equal to or above the end threshold. In some 
cases, it may be necessary to measure voltages between phase conductors and neutral or 








any restrictions on the type of measurements. All the concepts discussed in this document 
are relevant to all types of measurement.
The concepts discussed in this chapter are used to implement a sag-measuring 
algorithm on the sag-monitoring and recording instrument. The next task is to consider 
the hardware requirements for building a stable platform for the sag-measuring 















HARDWARE DESIGN ASPECTS 
Choosing a bus architecture and the appropriate components that can be used on that 
bus is the main challenge faced by an embedded design hardware engineer. PC/104 is by 
far the most popular bus architecture used in developing embedded systems that
implement the compact version of the PC bus. This architecture was originally proposed 
by Ampro Computers and has evolved around the Intel and DOS/WINDOWS
architecture. At present there are over 150 vendors who manufacture PC/104 based 
products. Microprocessors, digital signal processors, video cards, network cards, GPS 
cards and almost all other application cards are available on PC/104. This bus
architecture was selected for the sag-monitoring instrument. Henceforth, the discussion 
about embedded systems is restricted to embedded systems on PC/104 architecture. The 
basics of this architecture are introduced in this chapter. 
Once the bus architecture has been decided, the next step is to determine the



























graphics applications. PC/104 plus cards are compatible with PC/104 cards and both 
types can be arranged in a stack to form an embedded system. The cards that were 
selected for the sag-monitoring instrument are discussed in the following specific
sections.
Central Processing Unit (CPU)
Almost all the CPUs on the PC/104 architecture have a processor, RAM, ROM, 
onboard support for solid state memory, serial ports, parallel port, keyboard and mouse 
support, VGA/LCD interface, real-time clock with battery backup and status LEDs. In 
many PC/104 systems, RAM and storage memories may be present on separate PC/104 
cards. Nonetheless, they can still be considered to be parts of a CPU. Also, the processor, 
CPU base board, RAM and storage memory are generally manufactured by different 
vendors. All the individual components can be integrated due the common platform
provided by the PC/104 standard. 
Processors
Processors come in different flavors depending on the manufacturer and the type of 
embedded applications for which they are targeted. Some common processors are AMD’s 
586 series, Intel’s 8086 family of processors, Pentium class processors and Celeron
processors. It is worth mentioning that although Intel’s 8086 family of processors has 
become obsolete on the PC platform, it is still fairly popular on the embedded systems 











low as 8MHz to as high as 700MHz. The high-end processors are capable of delivering 
substantially higher throughput. 
Many processors have a cooling fan installed on them. This helps in dissipating the 
heat especially in PC/104 enclosures where air ventilation may be restricted. Because the 
system should be able to withstand extreme temperatures, operating temperatures of
processors are a critical factor. Generally, the minimum operating temperature is not an 
issue. It is the maximum operating temperature that could be a cause of concern. A 
careful study of processor specifications is necessary before selecting a processor. Fast 
and large RAM is also important along with a fast processor. RAM for the sag-
monitoring instrument is discussed next.
Random access memory 
Dynamic random access memory (DRAM) is the preferred choice of technology for 
RAM as it is much cheaper and occupies much less space (on a chip) as compared to 
static random access memory (SRAM). The two major types of DRAM technologies are 
asynchronous DRAM and synchronous DRAM. In the case of asynchronous DRAM, the 
memory access signals are not tied to the main system clock. Each access to memory 
takes around 4-7 clock cycles due to the overhead involved in finding the correct memory 
location. SDRAM overcomes this problem by accessing the memory in what is called 
“burst mode access.” In burst mode, the first access to memory takes the same amount of 
time as taken by conventional DRAM. After the initial access however four 64-bit chunks 













in subsequent accesses to the memory. This technique requires that the memory control 
signals are “synchronous” with the system clock (and hence the name synchronous 
DRAM). Slower processors (normally speeds less than 66 MHz) use asynchronous 
DRAM while faster processors use SDRAM. Both types of DRAM are available on the 
PC/104 platform. The standard DRAM sizes (for both the types) vary from 8MB to 
256MB. 
While it is desirable to have faster system memory, it is more important to have large 
and fast caching. Having fast and large cache capability means that most of the data 
requests will be handled by cache instead of DRAM. This will significantly improve the 
CPU performance. Processors may have one or two levels of cache. Cache levels and 
sizes are fixed for a processor type and can not be selected as independent parameters. 
Most of the modern processors on a PC/104 platform have enough cache for numerical 
applications like sag measurement.
ADRAM as well as SDRAM were used as system memories for the sag-monitoring 
instrument. Operating temperature was the pivotal criterion in selecting the memory. The 
operating temperatures of DRAM are in the same range as those of processors. Most of 
the vendors sell processors and DRAM on a single board. Along with DRAM, the sag-
















DiskOnChip area including operating system files and ensures that all the areas of the 
flash are used in an equal manner. This ensures that the number of erase levels (called 
wear) is nearly the same for all the flash areas. This process, called “wear leveling,” 
significantly enhances DiskOnChip lifespan. 
Many companies manufacture compact flash cards. DiskOnChip is a patented product 
of M-systems. Both the storage media are extensively used as storage devices in
embedded systems. Both the media are environmentally quite rugged and support
extended operating temperature ranges. Apart from a processor, DRAM and storage 
memory, embedded CPUs also provide standard I/O interfaces and devices. These are 
discussed in the next section.
Standard I/O interfaces 
Most of the CPUs can support a standard hard drive in addition to solid state memory 
devices (compact flash or DiskOnChip). An IDE hard drive can be used during the 
development phase of an embedded application because an IDE hard drive is much
cheaper than any solid state device. A floppy drive interface, COM1 and COM2 serial 
ports, a parallel port, a USB port, VGA/SVGA interface and keyboard and mouse 
interfaces are also generally provided. Most of these interfaces may not be used in an 
actual application, but they prove to be of immense help when developing an application. 
There are many vendors who manufacture CPUs with different capabilities. The exact 
choice of a CPU depends on the targeted application. The two CPUs that were used in the 














The MSMP3/SEV has more processor speed, larger DRAM, larger cache, larger 
storage memory, better processor cooling capability and is superior to the PCM-586 in 
terms of features. The only area of concern for MSMP3/SEV is the maximum operating 
temperature of 50°C. This can be increased up to 70°C by using a bigger heat sink, a 
cooling fan and a digital over-temperature detector like National Semiconductor’s LM75 
A/D temperature sensor chip. The LM75 is a programmable temperature sensor in which 
an upper threshold temperature can be set. It can be queried by the host system at any 
time to check the temperature. Also, it sends an interrupt to the processor when the 
temperature exceeds the threshold. The circuit can also be designed to switch on a fan or 
a warning system when the threshold is crossed [9].
As indicated in Table 3.1, the MSMP3/SEV CPU baseboard is more expensive than 
the WinSystems CPU but a DiskOnChip (used on the WinSystems processor) costs 
significantly more than a compact flash. The overall development cost of a CPU on 
Advanced Digital Logic platform is roughly $210 more than the development cost on 
WinSystems platform for the sag-monitoring instrument. This leads to a cost versus 
design issue. An extra $210 may be worth the price for the better features provided by the 
MSMP3/SEV, but some of the features like PCI bus interface were not used in the 
instrument. Even with low speed and limited features, the WinSystems CPU should be 
fast enough to calculate Urms(1/2) (defined in Chapter II) every half a cycle (approximately 
8.333 msec) of a 60 Hz sine wave. Additional facilities like plotting sag data and 












MSMP3/SEV. Considering all these issues, the sag-monitoring instrument was developed 
on both the CPU. 
The cost estimates shown in Table 3.1 are relevant only to the configurations chosen. 
Any changes in the configurations (for example using a Celeron processor instead of a 
Pentium, using DiskOnChip on a separate PC/104 card with the MSMP3/SEV etc.) will
change the cost estimates. Component specifications, their costs, features provided by the 
CPUs and future expansion in the instrument capabilities were the core issues in the CPU 
selection. Power supply, video and network cards for the instrument are discussed in the 
next section.
Power supply, video and network cards 
A large number of power supply cards are available on PC/104 architecture. Most of 
these are DC/DC power supplies with a wattage rating varying from a few watts to tens 
of watts. DC/DC power supplies are popular because most of the PC/104 applications are 
placed where it is not feasible to have standard AC main power supply. This necessitates 
using a set of batteries in most of the embedded applications. Vendors use improved heat 
sink technologies and PCB designs to dissipate heat efficiently. Some power supply 
designs even eliminate the need of a heat sink making them lighter in weight. All power 
supply cards have pins for the ±5V and ±12V commonly required for various PC/104 I/O 
devices.
Microcomputer Systems Inc. is the only vendor to date who designs PC/104 power 
supplies that work with 60Hz, 120V AC input. Their power supply module MSI-NC0070 




















DATA ACQUISITION AND THE HARDWARE SETUP
The sag monitoring instrument needs a data acquisition card (DAC) for analog to 
digital (A/D) conversion of the input voltage. The data acquisition process needs
hardware as well as software support. Hardware concepts involved in the data acquisition 
process are similar for all DACs. However, the hardware design and the driver software 
vary from one vendor to another. The data acquisition process was implemented in the 
sag monitoring instrument using the DMM-32-AT data acquisition card from Diamond 
Systems Corporation. The hardware specifications of this card are given in this chapter.
The hardware aspects of the data acquisition process required for the monitoring 
instrument and their implementation on the DMM-32-AT DAC are discussed in this 
chapter. In the end, two setups of the sag-monitoring instrument, one on the WinSystems 
CPU and the other on the MSMP3/SEV CPU are compared.
Input and output capabilities of a DAC 
The input and the output capabilities that are commonly available in a DAC are 
analog input, analog output, digital input and digital output. The functionality of each 

























Table 4.1 Input and output capabilities of a DAC
DAC mode Function 
Analog input Samples an analog waveform at a 
specific rate and converts each sample 
into an equivalent digital code.
Analog output Generates an analog output waveform as 
specified by the user. 
Digital input Acts as a trigger to start analog data 
acquisition or sets a digital port to either 
a high or a low value.
Digital output Generates a low or high voltage at a 
digital port.
A DAC may not support all of the operations shown in Table 4.1. For the sag
monitoring instrument, analog input is used for measuring the input values of the
voltages. In the analog input mode, an analog to digital converter (A/D converter) is used 
to sample an analog signal at a specific rate. The digital representation of the analog input 
signal is used for analyzing the input in a software algorithm. DAC features discussed in 
this chapter are applicable only to the analog input mode unless mentioned otherwise; the 
other features are not relevant to this work.
Analog input channels 
The number of analog input channels available on a DAC determines how many 
analog signals can be sampled at the same time. The number of analog input channels 
available varies from card to card. Irrespective of the number of analog channels
available, there are two common ways of connecting analog inputs. They are single-
















This facilitates sampling of vastly different waveforms using different sampling rates at 
the same time. 
Sampling rate for an application depends on the frequency content of the analog input 
waveform. Higher the frequency of the analog input, higher is the sampling rate required 
to accurately represent the waveform. Mathematically, the sampling frequency should be 
at least equal to the Nyquist sampling frequency, but the maximum sampling rates 
allowed by a DAC is a function of the hardware circuitry used. 
Resolution 
The number of bits that a DAC uses to represent an analog signal is called the 
resolution. As an example, if a DAC has 16-bit resolution, the smallest change that can be 
detected is 1/(216) or 1/65536 of the full-scale input range. This smallest change results in 
an increase or decrease of 1 bit in the binary sample (A/D code) of an analog input.
Higher resolution breaks the allowable input signal range into a larger number of 
divisions allowing smaller voltage changes to be detected. Thus a DAC having 16-bit 
resolution would produce a more accurate digital representation of an analog signal as 
compared to a 12-bit card.  
Range, polarity and gain
Range is the maximum input analog voltage that can be applied to a DAC. 5V and 
10V are the two standard ranges provided by most of the DACs. Polarity can be either 
unipolar or bipolar. If the unipolar option is selected, only positive voltages (0 to +5V or 



































use a video card as VGA support is provided on the CPU board. Also, the network card is 
not considered in the basic hardware version because it was not used during the
development stage. Considering the hardware selected, both platforms satisfy all the 
hardware design criteria outlined for the instrument in Chapter I.  In particular both the 
setups have small size low weight and low power consumption.
Considering all the hardware, the temperature rating of the power supply card (0° C 
to 55° C) is the only cause of concern. In a practical implementation of the instrument, a 
DC/DC power supply card with an extended temperature rating could be used. 
The design of the sag-monitoring instrument from a hardware designer’s point of 
view was considered in this and the previous chapter. Two platforms based on the 
PC/104 form factor have been discussed. The final task is to consider the software 














The sag monitoring instrument needs a stable software platform compatible with the 
hardware selected. The software platform includes an operating system, a compiler for a 
high level language and the driver software for the data acquisition card. The driver 
software must be compatible with the operating system and the high- level language 
chosen for the application development. Various issues regarding the choice of operating 
system, programming language and important features of the driver software are also 
discussed in this chapter.
Operating system 
The DMM-32-AT driver software (called DSCUD 5.0) supports Windows
95/98,Windows NT/2000,DOS 6.22 and Linux. Windows 95/98 and Windows NT/2000 
are made for full-blown desktop applications. They need storage memory on the order of 
120MB, which is not a problem on a PC platform. In the case of the sag monitoring 
instrument, compact flash (320MB capacity) and DiskOnChip (288MB capacity) are the 
storage media used. Any of the Windows operating systems will occupy a significant 












memory. DOS 6.22, however, needs only about 5MB of storage space for the system 
files. 
The only process performed by the sag monitoring instrument is data acquisition. The 
multi-processing and multi-tasking capabilities that are provided by the Windows
platform are not required in the monitoring application. DOS 6.22, which is a single-
processing and single-tasking operating system, is capable of supporting the data
acquisition task.
Virtual memory uses some portion of the storage memory as “pages” of RAM (main 
memory). Virtual memory performs read and write operations on these pages in the 
storage memory. In the case of a conventional IDE hard drive, multiple read/write 
operations are not a problem. In the case of a compact flash and a DiskOnChip, however, 
write operations can be performed only a finite number of times. Repeated writing of 
pages on a solid state memory device will eventually lead to the failure of the device. 
This repeated writing operation could be avoided by using DOS 6.22 as it does not use 
the concept of virtual memory. 
DOS 6.22 also supports Windows 3.11. This is a 16-bit operating system supported 
by DOS 6.22 and allows graphics-based compilers to be used for developing application 
programs. Windows 3.11 provides a convenient development environment on the sag 
monitoring instrument. There is no need to develop applications on a different system and 
then execute them on the instrument hardware. 
Smaller memory requirements, simple implementation and less write operations are 














was chosen. The driver software implementation on DOS 6.22 is considered in the next 
section.
Driver software 
The DMM-32-AT driver software supports C/C++ languages. The driver software is 
available on 16-bit as well as 32-bit platforms. Because DOS 6.22 is a 16-bit operating 
system, the 16-bit driver version was used. The 16-bit version of the driver software 
supports only Borland C compiler versions 4.5 and above. This compiler can be used on 
Windows 3.11. As a result the application programs were developed in C using the 
Borland 4.52 compiler under Windows 3.11.
The driver software uses C language structures for storing data acquisition
parameters. The structures are declared in a separate driver header file. The values of data 
acquisition parameters are set through the application program. All the data acquisition 
functions are declared in the same driver header file. These functions are made available 
to the application through an application programming interface (API). Under DOS, the 
API file is statically linked with the application program. The compiler needs the driver 
header file, the driver API file and the application program to make the executable file. 
The driver software forms a middle layer between the user application and the data 
acquisition hardware. The user does not have to worry about the hardware
implementation and can concentrate on the actual application. The generic flow of a data 










Figure 5.1 Generic flow chart of a data acquisition application program
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The sag monitoring algorithm is developed using the concepts shown in Figure 5.1. 
The sag monitoring instrument is intended for continuous and fast acquisition of voltage 
data and it may run at a sag location for extended (months or years) periods. The huge 
amount of memory required for such applications is impossible to realize in practice, so 
real time data processing is required so that only relevant data is saved. The DMM-32-
AT driver software allows this real time analysis by providing a double buffered data 














Double buffered data acquisition 
The most common method of data acquisition is what is called “single buffering.” In 
this type of operation, a fixed number of samples are acquired at a specific rate and 
transferred into computer memory for further analysis. Although single-buffered 
applications are simple and efficient to implement, the amount of data that can be 
acquired is limited to the amount of free memory available in the computer. As the 
monitoring instrument may need to monitor for extended periods, using single-buffered 
operation in continuous monitoring of data is not possible.
An alternative to single-buffered operations is double-buffered operations. In these 
operations, the data buffer is configured as a circular buffer of a fixed size specified by 
the user. When the end of the buffer is reached, data storage starts again at the beginning 
of the buffer; overwriting the previous data. This process can continue indefinitely until 
interrupted by an error or by a function call. Thus unlike single-buffered applications, 
double-buffered applications can acquire data points indefinitely without requiring an 
infinite amount of memory. 
The circular data buffer is logically divided into two equal halves by the driver 

















Figure 5.2 (b) Data transfer in the first half, data acquisition in the second half
























 Figure 5.2 (d) Data transfer in the first half, data acquisition in the second half


















The double-buffered operation begins when the DAC starts writing data into the first 
half of the buffer. This is shown in Figure 5.2(a). When the driver starts writing data to 
the second half, an interrupt is generated to signal the application program the data from 
the first half can be processed or stored in another buffer as needed. This is shown in 
Figure 5.2(b). After the second half has been filled, another interrupt is generated to 
indicate the application program that the second half can be utilized. The driver starts 
overwriting the first half of the buffer with the new data while the data in the second half 
is processed by the application as shown in Figure 5.2(c). This process is repeated 
endlessly to produce a continuous stream of data. Figure 5.2(d) is equivalent to the step 
shown in Figure 5.2(b). 
For the double-buffered data acquisition to work correctly, the data acquisition
process (in one half) must be coordinated with the data transfer process (in the other 
half). A mismatch between the two processes could lead to two possible errors. The first 
possible source of error is the DAC device overwriting the data before it is transferred to 
another storage location in the system memory. This results in missing data points. The 
second possible source of error is the DAC overwriting the data that is being
simultaneously transferred. This results in a buffer having both “new” and “old” data. 
These two scenarios can be avoided with careful hardware and software design
implementation. The processor selected should have as large a throughput (not just the 
speed) as possible. As far as possible, the system should have a dedicated processor for 
the double-buffered operations. The choice of programming language and the algorithm 
used for data processing also impacts the efficiency of double-buffered operations. 


















IMPLEMENTATION OF THE INSTRUMENT 
All the hardware and software design issues of the sag monitoring instrument have 
been discussed in the previous chapters. The final step is to integrate this information and 
implement the sag monitoring algorithm in accordance with the IEC standards for sag 
measurement. The implementation of the sag monitoring algorithm is discussed in this 
chapter. In addition, the design aspects of the sag monitoring instrument from a power 
engineer’s perspective are also presented in this chapter. 
Sag algorithm
The sag algorithm that was used in the application program is shown in Figure 6.1. 
This algorithm is based on the general program structure shown in Figure 5.1. 
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 Figure 6.1 Sag monitoring and recording algorithm
Star t  
Ini t ia l ize  
program 
var iables  
Se t  da t a  
acquis i t ion  
p a r a m e t e r s .  
N o  
S ta r t  s can  
sampl ing  
C o n t i n u e ?  
S t o p  
Da ta  p rocess ing  in  
acco rdance  w i th  IEC  
s tandards  










 Figure 6.2 Transducer- instrument setup
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The sag monitoring algorithm was implemented for measuring sags on a 3-phase 
system. Each of the  “process” blocks shown in Figure 6.1 uses the hardware or the 
software features discussed in the previous chapters. These process blocks are described 
in the following sections.
Setting the program variables and the data acquisition parameters 
The user sets the sag threshold voltage. The application program uses a sliding
reference voltage for detecting sags. The initial value of the sliding reference is also set 
by the user. The initial value of the sliding reference is normally set to be equal to the rms 
value of the nominal or rated voltage for the system. 
In a practical sag monitoring application, the input voltage(s) to the instrument will be 
scaled down by a transducer. The transducers must be chosen such that their output 
signals are within the full-scale analog input range used by the application program. A 




























As discussed in the previous chapter, the driver software provides C structures for 
setting acquisition parameters. The individual structure member values are set through 
the application program. The data acquisition parameters that are required in the
application program are summarized in Table 6.1. It should be noted that other values 
could be used if necessary. For example, a given hardware platform might already use 
IRQ 7.In this case another interrupt should be used.
Table 6.1 Data acquisition parameters used in the application program
Parameter Value 
Base address 0x300 (Hex)
Interrupt level used 7
Sampling method Scan sampling
On board clock frequency 10 MHz 
Analog input voltage range 5 V
Analog input polarity Bipolar
Gain 1
Buffer size 96
Conversion rate 1920 Hz 
Cycle mode True




FIFO depth 48 (Half the buffer size)
The DMM-32-AT base address and interrupt number are set by selecting the on-board 
jumpers. The base address and the interrupt level must also be passed to the C structure in 
the application program. Using the wrong base address or interrupt level in the program 
















Implementation of the IEC standards in the algorithm
The initial value of the sliding reference and the voltage thresholds are set by the user. 
Once the double buffered data acquisition starts, the application program processes one 
half cycle of data for each phase at a time. The program arrays store 24 half cycles (12 
cycles) worth of data for each phase. After 24 half cycles worth of data are acquired, the 
sliding reference value is updated using Equation (2.1) in Chapter II. The threshold value 
of the voltages is also updated accordingly. The application program also calculates the 
rms value of each input voltage every half cycle. Each rms value is compared with the 
voltage threshold to check if there is any sag in the voltages. If no sags occur, this process 
would continue indefinitely.
For a 3-phase system, a sag begins when the voltage of at least one phase falls below 
the start threshold and ends when the voltages of all the three phases are above the end 
threshold. If the application program detects a sag in any one of the input voltages, a 
counter is initialized and counts the number of half cycles for which the sag lasts. The 
minimum rms voltage recorded during the sag period on each phase is also stored. After 
the sag is over, the sag duration and the retained voltages for each phase are written in a 
text file with a date and time stamp. This sag monitoring algorithm based on the IEC 
standards is shown in Figure 6.3.
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In summary, the sag algorithm implementation has been discussed in this chapter. 
Data acquisition parameters and the program algorithm based on the IEC sag measuring 
standards were considered. Considering this and the previous chapters the design of the 
sag monitoring instrument on PC/104 platform has been discussed completely. The 
















The hardware, the software and the application design phases of the sag-monitoring 
instrument were discussed in the Chapters II through Chapter VI. The final step is to test 
the instrument with voltage waveforms containing known sags. Waveforms containing 
known sags were generated using a programmable function generator. The instrument 
testing procedure and the results are presented in this chapter. 
The IEC standard 61000-4-30 specifies two classes of measurement performance. 
These are used to benchmark the performance of the sag monitoring instrument.
Classes of performance
The IEC standard 61000-4-30 defines two classes of measurement performance. The 
first performance class, called Class A, is used where precise measurement is necessary. 
The second performance class is called Class B and is used as an indicator of
performance where high accuracy is not required. Class A accuracy is used in verifying 
compliance with standards, resolving disputes etc. Class B indicator performance is 
recommended for statistical surveys, troubleshooting applications, etc. For sag measuring 
applications, duration and residual voltage accuracy requirements for class A and class B 
























The monitoring instrument records the sag duration and the retained voltage. The data 
recorded by the instrument is compared with the known sag content. As discussed in 
Chapter II, the sag monitoring instrument has two different hardware setups, one using 
the WinSystems CPU and the other using the MSMP3/SEV CPU from Advanced Digital 
Logic. The sag data recorded by the instrument on the WinSystems CPU is shown in 
Table 7.2(a) and Table 7.2(b). The corresponding data recorded by the MSMP3/SEV 
CPU is summarized in Table 7.3(a) and Table 7.3(b). The known (programmed) sag 
duration of the test waveforms are indicated in the first column of each table. The known 
sag depths or the retained voltages during the sag periods are indicated in the first row of 
each table. Note that sag depths are expressed as a percentage of the rms value of the 
reference voltage. Sag duration and the percentage sag depths recorded by the instrument 
are indicated in the remaining rows and columns. The first row in each cell is the number 
of sag cycles recorded by the instrument. The second row in each cell is the retained 
voltage in percentage recorded by the instrument. Note that each duration and magnitude 










       
 
  
    







































































































































Table 7.2(a) Sag data recorded using the WinSystems CPU
 (Retained voltage varying from 90% to 50%)
Retain 































 79.9 – 80
3-4,
 69. – 70 
3-4, 
59.9 – 60 
3-4, 
49.9 – 50.05 




79.9 – 80 
6-7,
 69.9 – 70.05 
6-7,
9.9 – 59.99 
6-7, 
49.95 – 50.0 




79.9 – 80 
10-11, 
69.9 – 69.95 
10-11, 






84.99 – 85 
14-15,
79.95 – 80 
14-15, 
69.95 – 70 
14-15,
9.95 – 60 
14-15, 
49.9 – 50.05 




80 – 80.08 
20-21, 
69.98 – 70 
20-21, 
59.98 - 60.05 
20-21, 
49.99 – 50.05






69.9 – 70 
25-26, 
59.95 – 60 
25-26, 










59.98 - 60.03 
30-31, 
49.95 – 50.05





























      
 
     

















































































































Table 7.2(b) Sag data recorded using the WinSystems CPU
 (Retained voltage varying from 40% to 0%)
Retained 























39.95 – 40 
3-4, 
29.9 – 29.95 
3-4, 
19.9 – 19.95 
3-4,
 9.9- 10 
3-4,
0.15 – 0.25 
6 5.5-7, 39.95 – 40.0 
6-7, 







10 9.5-11, 39.95 – 39.99
10-11, 
29.9 – 29.99 
10-11, 
19.9 – 20 
10-11,




39.95 – 40 
14-15, 
29.9 – 29.95 
14-15, 
19. 9 – 19.95 
14-15,
 9.9 – 10 
14-15, 
0.15 – 0.2




 19.9 – 20
20-21,
 9.9 9.95 
20-21, 
0.1 – 0.25




19.9 – 19.95 
25-26,



















 9.95 –10 
35-36, 
0.15 –0.25 
















       
 
      







































































































































Table 7.3(a) Sag data recorded using the MSMP3/SEV CPU 
(Retained voltage varying from 90% to 50%) 
Retain 































 79.9 – 80
3-4,
 69. – 70 
3-4, 
59.9 – 60 
3-4, 
49.9 – 50.05 




79.9 – 80 
6-7,
 69.9 – 70.05 
6-7,
9.9 – 59.99 
6-7, 
49.95 – 50.0 




79.9 – 80 
10-11, 
69.9 – 69.95 
10-11, 






84.99 – 85 
14-15,
79.95 – 80 
14-15, 
69.95 – 70 
14-15,
9.95 – 60 
14-15, 
49.9 – 50.05 




80 – 80.08 
20-21, 
69.98 – 70 
20-21, 
59.98 - 60.05 
20-21, 
49.99–50.05 






69.9 – 70 
25-26, 
59.95 – 60 
25-26, 










59.98 - 60.03 
30-31, 
49.95 -50.05 





























      
 
     
















































































































Table 7.3(b) Sag data recorded using the MSMP3/SEV CPU 
(Retained voltage varying from 90% to 50%) 
Retaine 























39.95 – 40 
3-4, 
29.9 – 29.95 
3-4, 
19.9 – 19.95 
3-4,
 9.9- 10 
3-4,
0.15 – 0.25 
6 5.5-7, 39.95 – 40.0 
6-7, 







10 9.5-11, 39.95 – 39.99
10-11, 
29.9 – 29.99 
10-11, 
19.9 – 20 
10-11,




39.95 – 40 
14-15, 
29.9 – 29.95 
14-15, 
19. 9 – 19.95 
14-15,
 9.9 – 10 
14-15, 
0.15 – 0.2




 19.9 – 20
20-21,
 9.9 9.95 
20-21, 
0.1 – 0.25




19.9 – 19.95 
25-26,



















 9.95 –10 
35-36, 
0.15 –0.25 




























































Variation in the sag duration 
As mentioned in the last chapter, the DAC acquires 16 samples per one half cycle. 
Once the 16 samples are acquired, the program updates the rms value. But the data 
acquisition can begin at any arbitrary point on the voltage wave. There is no guarantee 
that the DAC would start acquiring data at zero crossing of the cycle containing sag. Due 
to this fact, there might be a variation of up to one cycle in the sag duration recorded by 
the sag. This point is clarified further with the help of Figure 7.4 and Figure 7.5.
A 2-cycle, 40% retained voltage sag is shown in Figure 7.2. In the figure, the data 
acquisition begins at the peak of the waveform instead of at the positive going zero 



















































cycles. But if the data acquisition begins at the zero crossing as illustrated in Figure 7.3, 
the sag will be measured for five half cycles or 2.5 cycles. 
In conclusion, it can be said that depending on the point on the waveform where the 
data acquisition begins, the sag duration recorded will vary up to one cycle. The fact that 
sag duration recorded by the instrument may be longer by up to a cycle is not a cause for
concern. Class A sag duration accuracy is one cycle and the instrument still meets this 
performance accuracy. Also, the instrument will never record a sag duration that is 
shorter than the actual sag. Therefore, variations in the sag duration if any, will be on the 
conservative side. The fact that the sag duration recorded in the case of 90% retained 
































A 2 cycle, 90% voltage sag is shown in Figure 7.4. The voltage threshold is set to 
95%. In the ideal case, the rms values recorded in the cycles 1-2 and 5-6 would be 
exactly 95% of the reference. The instrument will not record the sag in the cycles 1-2 and 
5-6 shown in the figure. The sag will be recorded only in the half cycles 3,4 and 5. 
Therefore, the sag will be recorded for one and a half cycles instead of two cycles. In 
practice, due to the imperfections in the test waveforms, the actual rms value during the 
cycles 1-2 and 5-6 may be slightly over or under 95%. Accordingly the sag duration 
recorded can vary from one and a half cycles to three cycles. This is true in general for a 
sag of any duration with 90% retained voltage. Although the duration accuracy in this 
case does not meet Class A performance, this is not a serious limitation. Note that the 
threshold voltage for the testing purpose was set to 95%. This threshold is too high for a 















of the reference voltage [4]. Any variation in the system voltage within 95% to 90% may 
not be considered as a sag at all. This variation would be considered as flicker instead of 
a sag. For sags with any other retained voltage, the instrument will record the sag
duration within Class A accuracy limit. The last issue to be resolved is the retained 
voltage recorded by the instrument in the case of one cycle sags.
Unpredictable retained voltage measurement for one cycle sags
The fact that the process of data acquisition can begin at any arbitrary point on the 
waveform also causes uncertainty in the retained voltages measured in the case of one 
cycle sags. This point is illustrated by considering one cycle, 0% retained voltage sag 
shown in Figure 7.5.
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If the data acquisition begins at the zero crossing of the waveform, the retained 
voltage recorded will be 0% (rms value of the cycle 2-3). But since the data acquisition 
can begin at any point over the wave, there is no guarantee that instrument will calculate 
this value. In one of the sample runs, the data acquired for a one- cycle 0% retained 
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The retained voltage calculated in this case is 35.3% and not zero. Therefore for any 
one cycle sag, the instrument will not be able to calculate the retained voltage accurately. 
For higher retained voltages, the error in the measurement will be less. 
Again, it should be noted that one cycle sags do not occur often in practice. It usually 
takes longer than one cycle to clear any fault. For all the other sag durations, the 
instrument calculated retained voltages within Class A accuracy limit.
In conclusion, the performance of the sag monitoring instrument has been discussed 
in this chapter. The instrument performed satisfactorily on both the hardware setups. Sag 
duration and retained voltage measurement accuracy of the instrument satisfies Class A 
performance in most of the test cases. The errors recorded in some of the test cases are 
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